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#
Abstract:! ! The! aim! of! this! document! is! to! provide! an! analysis! of! the! SAE! standard! AADL! (AS5506)! and! submit!
recommendations!to!equip!the!standard!with!a!synchronous!model!of!computation!and!communication!(MoCC).!!Our!goal!is!
to! provide! a! framework! that! best! fits! the! semantic! and! expressive! capability! of! the! AADL,! and! is! designed! in! a! way! that!
requires!as!few!conceptual,!semantic,!or!syntactic!extensions!as!possible,!on!either!the!standard!or!its!existing!annexes.!
Our!approach!consists!of!the!definition!of!an!algebraic!framework!in!which!time!is!formally!defined!from!implicit!or!specified!
AADL!concepts,!such!as!events.!Starting!from!these!concepts,!that!constitute!the!synchronous!core!of!the!AADL,!we!define!a!
formal! design! methodology! to! use! the! AADL! in! a! way! that! supports! formal! analysis,! verification! and! synthesis! of! timed!
properties.!
By!putting! forward!synchrony!and!timing,!we! intend!to!define!time!starting! from!software!and!hardware!events! that! incur!
synchronisation!in!an!architecture!specification.!!Synchronisation!indeed!is!the!fundamental!artefact!from!which!time!can!be!
sensed,!in!either!software!or!hardware.!
Synchrony!relates!to!that!fundamental!concept!as!a!model!of!computation!and!communication,!applicable!to!both!software!or!
hardware! design.! It! puts! emphasis! on! logical! time,! abstracted! through! synchronisation! points,! in! order! to! break! down!
computations!into!zeroTtime!reactions!and!regard!communications!as!instantaneous.!
While!abstracting!real!time,!synchronous!logical!time!provides!an!algebraic!framework!in!which!both!eventTdriven!and!timeT
triggered!execution!policies!can!be!specified.!!Bridging!the!gap!between!systemTlevel,!logical,!synchronous!specifications!and!
timeTtriggered,! distributed,! and! dynamically! scheduled! realTtime! applications! necessitates! a! refinementTbased! design!
methodology,!which!we!additionally!intend!to!outline,!to!support!the!applicability!of!the!proposed!concepts!in!system!design.!
To!support!the!formal!presentation!of!our!MoCC,!we!define!a!algebra!of!automata!consisting!of!transition!systems!and!logical!
timing!constraints.!We!consider!the!behaviour!annex!(BA)!as!the!mean!to!implement!this!model,!together!with!the!constraint!
annex!(CA),!as!a!mean!to!represent!abstractions!of!behaviour!annexes!using!clock!constraints!and!regular!expressions.!!!
#
Key1words:!embedded!system!design,!formal!semantics!and!analysis,!synchronous!programming,!SAE!standard!AADL!
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#
Résumé:! L’architecture! logiciel! d’un! système! embarqué! est! un! artefact! de! conception! de! constituants! hétérogènes! au!
croisement!de!plusieurs!points!de!vue:!logiciel,!matériel,!physique.!Le!temps!à!une!nature!différente!quand!il!est!observé!de!
ces!points!de!vue!différents!:!il!est!discret!et!évènementiel!vu!du!logiciel,!discret!et!périodique!vu!du!matériel,!et!continu!en!
physique.! Il! n’est! pas! surprenant! que! ce! soit! une! notion! commune! à! l’architecte! d’un! système,! étant! donné! sa! criticité,! sa!
diversité,!la!difficulté!de!le!maitriser.!
Pour!compliquer!les!choses!un!peu!plus,! les!formalismes!de!spécification!et!de!programmation!de!hautTniveau!utilisés!pour!
spécifier!ces!systèmes!altèrent!significativement!cette!perception!du!temps.!Dans!un!modèle!physique,!on!simule!le!temps!par!
des!équations!différentielles!dont!la!résolution!est!discrète.!Dans!un!modèle!matériel,!on!représente!les!circuits!par!différents!
niveaux!d’abstractions!pour!faire!face!à!leur!complexité:!registre,!transaction,!système.!Dans!un!modèle!logiciel,!on!abstrait!le!
temps!par!un!modèle!conceptuel!de!la!concurrence,!pas!exemple!synchrone.!
Délivrer!un!cadre!mathématique,!des!outils!de!vérification!et!de!synthèse,!pour!analyser,!composer,!orchestrer!ces!modèles!
serait!d’une!valeur!inestimable!pour!l’architecte!d’un!système.!L’architecte!travaille!en!effet!d’un!point!de!vue!ou`!toutes!les!
composantes!d’un!système:! logiciel,! intergiciel,!matériel,!environnement;!doivent!être!analysés,!profilés,!évalués,!composés,!
simulés!et!validés.!
L’objectif! de! ce! document! est! de! proposer! un! cadre! méthodologique! formel! pour! conduire! le! travail! de! l’architecte:!
l’exploration! d’architecture! et! le! prototypage! virtuel! de! systèmes! embarqués.! Pour! définir! cette!méthodologie,! nous! nous!
appuyons!sur!le!standard!AADL!(architecture!analysis!description!language)!du!consortium!SAE,!auquel!nous!recommandons!
la!définition!d’une!annexe!temporelle!au!standard.!
#
Key1words:! conception!de!systèmes!embarqués,! sémantique!et!analyse! formelle,!programmation!synchrone,!SAE!standard!
AADL!
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41 Introduction
The purpose of this document is to provide an analysis of the SAE standard AADL (AS5506) and
submit recommendations to equip it with a synchronous model of computation and communication
(MoCC). Our goal is to provide a framework that best fits the semantic and expressive capability of
the AADL, and is designed in a way that requires as few conceptual, semantic, or syntactic extensions
as possible, on either the standard or its existing annexes.
Our approach consists of the definition of an algebraic framework in which time is formally de-
fined from implicit or specified AADL concepts, such as events. Starting from these concepts, that
constitute the synchronous core of the AADL, we define a formal design methodology to use the
AADL in a way that supports formal analysis, verification and synthesis of timed properties.
By putting forward synchrony and timing, we intend to define time starting from software and
hardware events that incur synchronisation in an architecture specification. Synchronisation indeed is
the fundamental artefact from which time can be sensed, in either software or hardware.
Synchrony relates to that fundamental concept as a model of computation and communication,
applicable to both software or hardware design. It puts emphasis on logical time, abstracted through
synchronisation points, in order to break down computations into zero-time reactions and regard com-
munications as instantaneous.
While abstracting real time, synchronous logical time provides an algebraic framework in which
both event-driven and time-triggered execution policies can be specified. Bridging the gap between
system-level, logical, synchronous specifications and time-triggered, distributed, and dynamically
scheduled real-time applications necessitates a refinement-based design methodology, which we addi-
tionally intend to outline, to support the applicability of the proposed concepts in system design.
To support the formal presentation of our MoCC, we define a algebra of automata consisting of
transition systems and logical timing constraints. We consider the behaviour annex (BA) as the mean
to implement this model, together with the constraint annex (CA), as a mean to represent abstractions
of behaviour annexes using clock constraints and regular expressions.
Outline
The next section, Section 2, presents the related work. Section 3 gives a brief outline of the model
of computation and communication (MoCC) under consideration whose formal definition is given in
Appendix A. Our analysis starts Section 4 by the identification of the core AADL artefacts from which
time can be sensed and on which our model will operate. Compound (synchronous) events are defined
from core thread and ports events and property fields.
Based on that notion, Section 5, recommends the minimal updates to infuse the AADL behaviour
annex with a synchronous semantics. In the aim of equipping this MoCC with refinement-based
design capabilities, Section 6 defines abstraction of behaviour annexes automata in terms of clock
constraints. Section A extends them to regular expressions, in the spirit of the constraint annex, and
Section 8 outlines its use within processes seen as abstract threads.
The present recommendations aim at exploiting all existing concepts of the AADL core, its be-
haviour annex, and its forthcoming constraint annex, in order to express a synchronous model of
computations and communications. Its implementation reduces to the update of a limited number of
concepts in the behavioural annex and provides a synchronous design methodology for the AADL.
Tooling this methodology requires using a pivot model of computations and communications, namely
the framework of constrained automata, which we formally define in Appendix A. Section 9 concludes
5our presentation by offering perspectives.
2 Related Work
Many related works have contributed to the formal specification, analysis and verification of AADL
models and its annexes, hence implicitly or explicitly proposing a formal semantics of the AADL in
the model of computation and communication of the verification framework considered.
The analysis language REAL [2] allows to define structural properties on AADL models that
are checked inductively visiting the object of a model under verification. [4] presents an extension
of this language called LUTE which further uses PSL (Property Specification Language) to check
behavioural properties of models as well as a contract framework called AGREE for assume-guarantee
reasoning between composed AADL model elements.
The COMPASS project has also proposed a framework for formal verification and validation of
AADL models and its error annex [3]. It puts the emphasis on capturing multiple aspects of nom-
inal and faulty, timed and hybrid behaviours of models. Formal verification is supported by the
nuSMV tool. Similarly, the FIACRE framework [5] uses executable specifications and the TINA
model checker to check structural and behavioural properties of AADL models.
RAMSES, on the other hand [6], presents the implementation of the AADL behaviour annex.
The behaviour annex supports the specification of automata and sequences of actions to model the
behaviour of AADL programs and threads. Its implementation OSATE proceeds by model refinement
and can be plugged in with Eclipse-compliant backend tools for analysis or verification. For instance,
the RAMSES tools uses OSATE to generate C code for OSs complying the ARINC-653 standard.
Synchronous modelling is central in [7], which presents a formal real-time rewriting logic se-
mantics for a behavioural subset of the AADL. This semantics can be directly executed in Real-Time
Maude and provides a synchronous AADL simulator (as well as LTL model-checking). It is imple-
mented by the AADL2 MAUDE using OSATE.
Similarly, Yang et al.[8] define a formal semantics for an implicitly synchronous subset of the
AADL, which includes periodic threads and data port communications. Its operational semantics
is formalised as a timed transition system. This framework is used to prove semantics preservation
through model transformations from AADL models to the target verification formalism of timed ab-
stract state machine (TASM).
Our proposal carries along the same goal and fundamental framework of the related work: to
annex the core AADL with formal semantic frameworks to express executable behaviours and tempo-
ral properties, by taking advantage of model reduction possibilities offered thanks to a synchronous
hypothesis, of close correspondence with the actual semantics of the AADL.
Yet, we endeavour in an effort of structuring and using them together within the framework of
a more expressive multi-rate or multi-clocked, synchronous, model of computations and communi-
cations: polychrony. Polychrony would allow us to gain abstraction from the direct specification of
executable, synchronous, specification in the AADL, yet offer services to automate the synthesis of
such, locally synchronous, executable specification, together with global asynchrony, when or where
ever needed.
CCSL, the clock constraint specification language of the UML profile MARTE [10], relates very
much to the effort carried out in the present document. CCSL is an annotation framework to making
explicit timing annotation to MARTE objects in an effort to disambiguate its semantic and possible
variations.
6CCSL actually provides a clock calculus of greater expressivity than polychrony, allowing for the
expression of unbounded, asynchronous, causal properties between clocks (e.g. inf and sup).
While CCSL essentially is isolated as an annex of the MARTE standard for specifying annota-
tions, our approach is instead to build upon the semantics of the existing behaviour and constraint
annexes in order to implement a synchronous design methodology in the AADL, and specify it within
a polychronous MoCC.
Our previous work demonstrated that the all concepts and artefact of the AADL core could, as
specified in its normative documents, be given an interpretation in the polychronous model of com-
putation and communication [11, 12, 13, 14, 15], by mean of its import and simulation in the Eclipse
project POP’s toolset1.
Why synchrony and not just reactive programming ?
The synchronous hypothesis is based on a very simple pragmatical and realistic principle: if the actual
duration required to process an atomic action A at time t is δA, and if the result must be available in
a delay ∆A, then one can consider that, instead of being active during δA units of time and sleeping
during (∆A − δA) units, the actor (to avoid confusion with AADL process we improperly use actor
instead of process/thread,...) is active during 0 unit of time and sleeping during (∆A) units.
The key concepts for this level of the design are partial order of (data) events, and equivalence
relation over events (logical synchronisation). One shall however refrain from further simplifying
the synchronous hypothesis by, e.g., considering delayed communications or computations, strictly
periodic reactions, etc.
Delayed communications can introduce unsuitable variations caused by the influence of architec-
tural choices on the algorithm. For instance, if a function F is computed by the composition x = f(a),
y = g(x) and b = h(y) then, depending on the mapping of functions f , g and h in one, two or three
threads, one may get either bt = h(g(f(at))) or bt = h(g(f(at−1))) or bt = h(g(f(at−2))), for t the
index of signals a and b.
When designing or verifying the behaviour of a specific component, a modular approach consists
in viewing the other components of the architecture as a part of the environment. This abstraction
principle makes the design modular and compositional allowing to consider the environment as a
standard system (or set of systems). The counter-part is that non-deterministic specifications must be
possible, which is in fact compatible with synchronous approach. Non-determinism is not suitable
in an embedded system but it is necessary to its refinement-based or component-based design, which
starts from system abstractions that are partially defined by the composition of elementary blocks and
an abstraction of the system’s environment.
If logical delay must be specified, e.g., to avoid a causal loop between two communicating threads,
one can simply add a one place FIFO (a pre in Lustre). This FIFO can itself be considered as a
specific actor, like a connector in a coordination language. One first advantage of this approach is
to provide a uniform vision of communication between actors (including these connectors) in which
communication takes 0 time.
More generally, compositional design dictates to start an architecture-focused system design from
the composition of a set of components, each with their own clocks, the total of distinct clocks, e.g.
harmonics, being fixed later in the design. Hence the necessity to initially cope with possible non-
determinism and the benefits of a multi-rate model of computations and communications: a poly-
1Polarsys Industry Working Group, Eclipse project POP
http://www.polarsys.org/projects/polarsys.pop
7chronous model, which allows to cope with it and provide model refinement techniques to reach the
goal of a globally deterministic design.
3 A framework of constrained automata
To support the formal presentation of our proposed extensions to the AADL, we define a model of
automata that comprises transition systems to express explicit reactions together with constraints in
the form of boolean formula over time to represent implicit or expected timing requirements. The
implementation of such an automaton amounts to composing its explicit transition system with that of
the controller synthesised from its specified constraints. It is supported by the Polychrony toolset and
offers an expressive capability similar to those of the Esterel and Signal synchronous programming
languages.
The fundamental difference between synchronous automata and asynchronous automata is that, in
a synchronous automaton, transitions can be triggered by guards defined by a conjunction of events.
Such a conjunction of occurrences of events a and b is written ab∗b. Constrained automata are re-
active synchronous automata which manipulate timing events and are subject to constraints. These
constraints formulate safety or temporal requirements. Would a transition of an automaton possi-
bly violate such constraints during runtime, then its possible state transition should be inhibited and
instead stutter or raise an error.
Listing 1 depicts a constrained automaton manipulating two events a and b. The automaton spec-
ifies the alternation of two input event streams a and b. Its reactive behaviour, depicted by the au-
tomaton, keeps track of alternation between a and b by switching between states s1 and s2. It is yet a
partial specification of possible synchronous transitions over the vocabulary of events {a, b}: it does
not specify the case of simultaneous events a, b in s1 or s2. This is done by superimposing it with
the requirement or constraint that a and b should never occur simultaneously. With that constraint in
place, the automaton behaves as a constrained asynchronous one (event interleaving).
1 thread alternate
2 features
3 a,b: in event port;
4 constraints
5 never a and b;
6 end alternate;
7
8 thread implementation alternate
9 annex behaviour_specification {**
10 states
11 s1: initial complete state;
12 s2: complete state;
13 transitions
14 t1: s1-[on dispatch a]->s2;
15 t2: s2-[on dispatch b]->s1;
16 **};
17 end alternate;
Listing 1: A controlled automaton in the AADL behavioural annex
The combination of a synchronous automaton and of a temporal constraint yields the hybrid
structure of timed automaton depicted Listing 1. It supports an algebraic definition, presented in
8Appendix A. This definition relies on the model of computation and communication (MoCC) of
Polychrony in order to define a framework of constrained automata capable of expressing both the
behavioural and constraint annexes of the AADL.
Using the Polychrony toolset, we are currently implementing transformation and synthesis tech-
niques which allow to synthesise an imperative program (or, equivalently, a complete synchronous
automaton) that is able to both satisfy the intended semantics of the automaton, but also enforces the
expressed constraint formula.
In addition, and as we shall see, these constraints can themselves be expressed as automata ab-
stracted by regular expressions on events (event formula), e.g., (a; b)∗ to mean ”always a followed by
b”, etc. Our plan is to use the behavioural and constraint annex of the AADL much in the flavour of
the program depicted in Listing 1 to separately specify explicit reactive behaviour using automata and
refine these specifications (using, e.g., controller synthesis) to enforce satisfaction of implicit timing
constraints and temporal requirements.
4 Synchronous specifications in the AADL
The behavioural annex of the AADL defines all the needed artefacts to define logically timed syn-
chronous constraints. Therefore, our recommendation for the AADL rests on the behaviour annex
AS5506/2 as a foundation [1]. It can be defined as an extension of the behaviour annex or, alterna-
tively, as an update or “erratum” to it.
Our approach is to regard the behaviour annex as the semantic core of the AADL, define syn-
chronous specifications inherited from (untouched) behavioural specifications, and perform the small-
est upgrade possible to manifest synchrony in it. The behaviour annex defines a transition system (an
extended automaton) by three sections:
• variables declarations;
• states declarations;
• transitions declarations;
States
The states of a transition system (transition system is written STS for short) can be a qualified initial
state, a qualified complete state, that represents temporary suspension of execution and resumption
based on external trigger conditions, an unqualified execution state, that represents intermediate com-
putation state, or a qualified final state. The transitions that have an intermediate execution state as
source state can be interpreted as immediate transitions.
The STS of a thread or a device (D.2 par. 2) has one initial state, one or more final state; it can have
complete and execution states. The underlining principle is that all threads are finite. A synchronous
interpretation of STSs raises two questions:
• the time lapse of an execution condition catching a previously raised timeout (D3 par. 18)
• the transition from an execution state to another that can send value to, e.g., a port (D3 par. 20)
The STS of a subprogram has one initial state and one final state; it can have execution states. The
STS of another component has one initial state, one or more complete states and one final state. As
for threads, an embedded system is usually assumed not to terminate.
9Transitions
Transitions are made of two parts: a state transition condition and an action. The state transition
conditions fall into two categories (D.2 par. 4-8)
• an execution condition models a behaviour on input values from ports, shared data, parameters,
and behaviour variable values
• a dispatch condition affects the execution of a thread on external triggers. Those include:
– subprogram call to the STS of a subprogram
– the arrival of events and event data on ports of a non periodic thread to the STS of the thread
and the hybrid state automaton defined in the AADL core standard [AS5506A 5.4.1]
– the transmission request on an outgoing port to the STS of a virtual bus or bus
– time out
One, several, or all dequeued elements are made available to the current action of the be-
haviour Specification (D.2 par. 7.9).
Roadmap
Accordingly, Section 5 uses the behaviour annex to define the notions of compound events (combina-
tions of events) and actions (operations performed during a transition). To avoid any confusion with
the term “event”, used in the AADL core and the behaviour annex, we will use the term compound
to denote a compound or generalised dispatch condition provided by a core AADL specification or a
behaviour annex.
To render the refinement-based design methodology underlying the design of the AADL, Section 6
associates synchronous behavioural annexes with the definition of logically timed constraints to ab-
stract them. Taking advantage of previous work and the ongoing definition of the constraint annex, we
choose to use regular expression to represent abstractions of synchronous behaviour annexes. Regular
expressions over compound events will represent requirements or invariant to be formally satisfied by
behaviour annex, or to be enforced using controller synthesis.
5 A synchronous extension of the behavioural annex
Based on the above analysis, we identify some of the extensions to STSs that would be suited toward
synchronous extensions, annotations, annexes of AADL behaviour specifications. We propose to
describe an STS (transition system, or extended automaton) using the following three sections:
• variables declarations;
• states declarations;
• transitions declarations;
completed by constraints expressed as regular expressions over compound events to express observers,
invariants, or guarded actions.
States
In a synchronous annex, threads should be allowed to run forever. Usually, the system scheduler is
such a “thread”; it usually has a final state reached when the whole system is halted, but this very
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much differs from the final state of a subprogram. For instance the “Sender behaviour Specification”
(D.4, Listing 2), is better interpreted as the description of a session of the actual sender sub-system,
which would iterate such sessions.
1 thread implementation sender
2 annex behaviour_specification {**
3 states
4 st: initial complete state;
5 sf: complete final state;
6 s1, s2: state;
7 transitions
8 st-[on dispatch timeout]->st {d!(1)};
9 st-[on dispatch a]->s1;
10 s1-[a=1]->sf;
11 s1-[a=0]->st;
12 sf-[on dispatch timeout]->st {d!(0)};
13 sf-[on dispatch a]->s2;
14 s2-[a=0]->st;
15 s2-[a=1]->sf;
16 **};
17 end sender;
Listing 2: specification of a sender protocol element in the behavioural annex, Section D.4, p26-27
Transitions
The AADL property that“dispatch does not depend on the input value” corresponds the the kind of
causal constraint found in synchronous languages like Lustre or Signal in which the availability of a
value along a signal depends on the availability/presence of its clock (e.g. bx → x means that the clock
of x precedes the signal x).
By applying the same principle to the AADL (e.g. status of a queue and value, ...), one can
unambiguously specifiy the schedules of dispatch and read actions on ports a and timeout, all using
the same triggering transitions, as depicted in Listing 3.
With this extension, and provided a simple causal analysis to reconstruct a graph of causal relations
between triggers and values, the explicit specification of numerous intermediate transitions can be
avoided, as well as some of the guarding conditions.
We note a?(1) for reading the value available along a’s port queue and testing it equal to 1
(operationally i.e. a?(v) and v=1)). It is not clear whether a = 1 is well-typed and operationally
equivalent to that.
1 thread implementation sender
2 annex behaviour_specification {**
3 states
4 st: initial complete state;
5 sf: complete final state;
6 transitions
7 st-[on dispatch timeout]->st {d!(1)};
8 st-[on dispatch a and a?(1)]->sf;
9 st-[on dispatch a and a?(0)]->st;
10 sf-[on dispatch timeout]->st {d!(0)};
11 sf-[on dispatch a and a?(0)]->st;
11
12 sf-[on dispatch a and a?(1)]->sf;
13 **};
14 end sender;
Listing 3: Sender with generalised triggering expressions
Compounds events
A compound is an aggregated evaluation condition or trigger, as depicted in Listing 4.
A transition can also be labelled by a transition label which is an implicitly declared and valued
event or compound. That compound occurs iff the transition is selected. It can alternatively be defined
by an event that occurs in that state on the triggering condition of the transition.
Finally, the AADL conjunction “and” is extended to triggers and execution condition. Since the
use of priority of the AADL allows to distinguish between “a and b” present and “a but not b” present,
we therefore introduce the“andnot” operator in execution conditions.
As an example, Listing 4 outlines a variant of the sender that ensures deterministic behaviour of
the transition system with priority given to timeout port dispatch.
1 thread implementation sender
2 annex behaviour_specification {**
3 states
4 st: initial complete state;
5 sf: complete final state;
6 transitions
7 st-[on dispatch timeout andnot a]->st {d!(1)};
8 st-[on dispatch a and a?(1)]->sf;
9 st-[on dispatch a and a?(0)]->st;
10 sf-[on dispatch timeout andnot a]->st {d!(0)};
11 sf-[on dispatch a and a?(0)]->st;
12 sf-[on dispatch a and a?(1)]->sf;
13 **};
14 end sender;
Listing 4: Sender with andnot expressions
This specification also disambiguates the case when a is dispatched “at the same time as” time-
out, which is not taken care of in Listing 2, possibly resulting in a non-deterministic choice between
st-[on dispatch timeout]->st and st-[on dispatch a]->s1. The opposite priority could
be given to timeout by imposing on dispatch a andnot timeout in the other transitions, List-
ing 5.
1 thread implementation sender
2 annex behaviour_specification {**
3 states
4 st: initial complete state;
5 sf: complete final state;
6 transitions
7 st-[on dispatch timeout]->st {d!(1)};
8 st-[on dispatch a and a?(1) andnot timeout]->sf;
9 st-[on dispatch a and a?(0) andnot timeout]->st;
10 sf-[on dispatch timeout]->st {d!(0)};
12
11 sf-[on dispatch a and a?(0) andnot timeout]->st;
12 sf-[on dispatch a and a?(1) andnot timeout]->sf;
13 **};
14 end sender;
Listing 5: Sender with andnot expressions
Notice that the andnot specification applied to the port a or timeout is operationally equivalent
to checking a’s queue empty with a’count=0. Although testing absence is in absolute forbidden in
a synchronous framework (it yields non stuttering-equivalent specifications) here it unambiguously
refers to the context of the sender’s execution clock, Listing 6.
1 thread implementation sender
2 annex behaviour_specification {**
3 states
4 st: initial complete state;
5 sf: complete final state;
6 transitions
7 st-[on dispatch timeout and a’count=0]->st {d!(1)};
8 st-[on dispatch a and a?(1)]->sf;
9 st-[on dispatch a and a?(0)]->st;
10 sf-[on dispatch timeout and a’count=0]->st {d!(0)};
11 sf-[on dispatch a and a?(0)]->st;
12 sf-[on dispatch a and a?(1)]->sf;
13 **};
14 end sender;
Listing 6: Sender testing a’s queue empty
Listing 6 is a variant of the sender with the addition of conjunction. Similarly dispatch a imple-
ments checking a’s queue non-empty at the time of the transition. The conjunction implies a causality
relation between the dispatch and the read actions. The first transition means that, at the time the au-
tomaton executes, if event timeout has arrived along its FIFO queue (it is consumed by the dispatch)
and that there is still no value present in the FIFO queue of port a, then value 1 is emitted along port
d. Yet, deterministic priority is clearly given to a: if timeout has occurred but a is dispatched as well,
then the thread transits into sf or st depending on the value available at a.
Syntax
A compound generalises the definition of behavior condition defined in page 22 of the behaviour
annex (AS5506/2). Hence, it can be empty or consist of the dispatch condition “on e” of some event
e or an execute condition (e.g. a timeout). The item dispatch trigger is defined page 25 of
AS5506/2.
1 compound_condition ::= behavior_condition
2 | compound_condition or compound_condition
3 | compound_condition and compound_condition
4 | compound_condition andnot dispatch_trigger
Listing 7: Syntax of compound events
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Restrictions and consistency rules
• Behaviour actions behavior action are restricted to computations, to reading the frozen part
of ports and to emitting through ports.
• Transition guards behavior condition should not manipulate the queue of a port by, e.g.,
checking it empty (a’count=0, absence of event) or not (a’count>0, presence of an event)
but instead rely on the logical abstraction offered by andnot.
• A behaviour action does not consume values, only the dispatch of a guard should. Hence, it may
be suitable to specify how many values a dispatch freezes and consumes at a time. By default,
one would write on dispatch a* to mean all available values.
• One may additionally want to use regular (counting) expressions to specify a particular range
of values to freeze, e.g., a[1,3] to mean the three first/oldest values, or just a to mean the first
value of the queue a[1].
6 Constraints as abstracted behaviours
The purpose of a behavioural annex is to specify the operational function of a system, component,
process in an AADL specification.
The purpose of a timing constraint is to abstract this behaviour over the logical time or temporal
properties it implies or satisfies (just as a clock abstracts the computation of a signal’s value in a
synchronous language like Lustre or Signal).
In that context, a compound condition (a behavior condition object) clearly belongs to the
operational processing of port queues performed in behaviour annexes. Dispatching, reading, writing,
querying a port queue or handling a timeout cannot directly be used as a constraint specification.
These operations must be abstracted by the logical and temporal conditions they imply (just as in
synchronous languages, reasoning on state transitions and computations of signal values are abstracted
by instants).
As a result, a constraint should refer to a port identifier a as the abstraction of a port queue,
indistinctive of its direction, input or output. It should refer an equality a = v as the specification
of its current value, indistinctive of its direction, sent or received. Conversely, it should refer as
constraint condition andnot dispatch trigger for the absence of value on a given port.
Example
Listing 8 depicts a tentatively abstract specification of the sender protocol. It only checks the relative
presence of a and d. This means that the sender must always have a present (it doesn’t say if it’s read
or written) or, exclusively, d present and a absent. Yet, the automaton doesn’t say if d can or cannot
be read (by an automaton composed with the sender) when a is read. Hence, ”a andnot d” might be
over specified.
1 constraints
2 always (a andnot d) or (d andnot a);
Listing 8: Most abstract specification of the sender protocol
Listing 9 is a tentative refinement of the above abstraction. It uses two specific notations. The
equation a = 0 means that the present value of a is equal to 0. The term prev(a=0) refers to the
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value of its sub-expression a = 0 from the very last time it was evaluated. Hence, it means that, if the
sender was previously in a state were a was evaluated to 0 then, either a should now be present or d
set to the value 1 if it’s not.
1 constraints
2 always prev(a=0) and (a or (d=1 andnot a));
3 always prev(a=1) and (a or (d=0 andnot a));
Listing 9: A refinement of the sender constraints
Syntax
A constraint condition, Listing 10, consists of a Boolean expression built from dispatch triggers
dispatch trigger to mean ports with dispatched values and refer to constraint condition
andnot dispatch trigger for the absence thereof. It can be build from conjunction, disjunction,
past and future tense of constraints. The property expression refers to an AADL value expres-
sion. The term always constraint condition means that constraint condition should
hold at all times (i.e. every time it is evaluated). The constraint never constraint condition
means that constraint condition must be false any time it is evaluated.
1 constraint_condition ::= dispatch_trigger [= property_expression]
2 | constraint_condition or constraint_condition
3 | constraint_condition and constraint_condition
4 | constraint_condition andnot dispatch_trigger
5 | prev constraint_condition
6 | next constraint_condition
7
8 behavior_constraints ::= always constraint_condition
9 | never constraint_condition
Listing 10: Syntax of constraint conditions
Restrictions and consistency rules
Notice that a constraint such as never a and b is a partial specification (i.e. a non-executable
property). It is important, however, to possibly provide for an exception if the constraint is not satisfied
at runtime. There are several ways to implement that:
• when an unexpected event occurs, it is placed in a fifo and will be taken into account at the
next activation step of the handler thread (this semantics conforms to a data-flow synchronous
semantic but not that of AADL).
• the unexpected event is ignored and lost (this corresponds to a broadcast-synchronous semantic)
• an error is implicitly raised
• an error is explicitly raised and handled in the automaton
Possible variants
The examples of Figures 8 and 9 define the constraint section as part of the AADL core specification
of a thread (resp. process), as part, for instance, of its forthcoming v2.2 revision. It is worthwhile to
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consider possible variants:
• the integration of timing constraints in a timing annex of the AADL, which has the favour of
the committee
1 annex timing_specification {**
2 constraints
3 always (a andnot d) or (d andnot a);
4 **};
• the encapsulation of constraint sections into behaviour annexes
1 thread sender
2 annex behaviour_specification {**
3 constraints
4 always (a andnot d) or (d andnot a);
5 **};
6 end sender;
7 Regular constraints
Instead of using past or future tense, or a transition system, one may use a regular expression on con-
straint conditions to specify temporal properties. The use of regular expressions to specify behaviour
abstraction is very common in system design with the IEEE standard PSL [24]. It is also very much
reminiscent of the COSY specification language and of path expressions [26, 25].
Example
Listing 11 is a tentative refinement of the sender’s constraints using regular expressions. From a equal
to 0, the sender should either accept a or d equal to 1 when a is absent.
1 constraints
2 always {a=0; a or (d=1 andnot a)};
3 always {a=1; a or (d=0 andnot a)};
Listing 11: Sender abstraction using regular expressions
Counting
Just as in PSL, counting expression may additionally be useful to relate events with time units and
periodic behaviours. An example of the behaviour annex in which this may prove so is that of the
client protocol page 40 of AS5506/2, Listing 12.
1 thread a_client
2 features
3 pre : requires subprogram access long_computation;
4 post : requires subprogram access send_result; properties
5 Dispatch_Protocol => Periodic;
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6 Period => 200ms;
7 annex behavior_specification {**
8 variables x : result_type;
9 states s : initial complete final state;
10 transitions
11 s -[ on dispatch ]-> s { pre!; computation(60ms); post!(x) };
12 **};
13 end a_client;
Listing 12: Client-server protocol (AS5506/2, page 40)
Instead of giving an operational specification to the expected 60ms duration of the abstracted
computational task, one may instead favor further abstracting it (from port dispatch and directions) and
refer to ms[60] as the count of milliseconds between pre and post processing, Listing 13. Additionally,
one may specify that pre always occurs every 200ms to match the thread period feature.
1 constraint
2 always {pre; ms[60]; post}
3 always ms[200] and pre
Listing 13: A multi-clocked automaton with constraints
If several regular expressions are present in the constraint section of an annex, then the associated
semantics should be the synchronous product of those regular expressions. Similarly, if several an-
nexes are present in a component specification, their associated semantics should be the synchronous
product of the declared behaviours. However, more compositions operators may be considered if
necessary.
Example
The same principle can be applied to the sender protocol specification by, e.g., setting the timeout to
10ms. While we may or may not constraint a thread’s timeout signal directly, it might be possible
to specify the minimum amount of time before port d is triggered as a result of the timeout dispatch,
Listing 14. Terms a and d denote the ”clock” of ports, the periods or instants at which they are
dispatched or checked empty. The only departure from PSL is that absolute negation !a (which in PSL
is relative to the formula’s evaluation ”clock”) is replaced by the relational ”d andnot a” to check a
absent in the context of d. The constraint means that it is always the case that either a occurs and not
d or that, after 10 milliseconds d occurs and not a.
1 constraints
2 always {ms[10]; d andnot a} or (a andnot d)
Listing 14: Timed abstraction of the sender protocol
A refinement of this clocked specification with a real-time constraint is defined in Listing 15. The
timeout should trigger the emission of d when a is absent. But, since it is an implementation port
object, we cannot mention it in a process or thread abstraction. So, we decompose the specification
into two parts. One part consists of the implicit state transitions from a equal to 0 or 1 to either another
a or d (equal to 1 or 0). The second part is the trigger of d, or the conditions for accepting d. Namely
that 10 milliseconds have elapsed (relative to the context in which the constraint is checked) and (then)
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no a is present. A consequence of that is to define a clock sub-domain of 10ms within the clock that
evaluates the process/thread/automaton transition.
1 constraints
2 always {a=0; a or d=1};
3 always {a=1; a or d=0};
4 always d and (ms[10] andnot a)
Listing 15: Real-time abstraction of the sender protocol
Syntax
The syntax of regular expression is listed in Listing 16. It corresponds to a Kleene algebra on com-
pound conditions, in the spirit of the PSL specification language. We note regexp? for option,
regexp[n] for counting, regexp ; regexp for concatenation or sequence, regexp + regexp
for sum or choice, and regexp* for star or loop. The keyword always is equivalent to the star.
1 regexp ::= compound_condition
2 | {regexp ; regexp}
3 | regexp + regexp
4 | regexp*
5 | regexp?
6 | regexp[n]
7 | regexp : regexp
8 | regexp || regexp
Listing 16: Syntax of regular expressions
8 Processes as abstract threads
The formal definition of synchronous automata and constraints expressed as regular expressions allow
us to define a refinement-based design methodology from abstract components and processes specifi-
cations with properties and constraints (to explicit requirements) down to their implementations using
systems and threads. We can exemplify this methodology by considering our running example of the
sender, Listing 17. Its abstract specification as a process may consist of anything but concepts linked
to its implementation such as timeouts or ports (hence dispatch). As a result, we can only say that the
thread should alternate between reading a or emitting d when no a is available.
1 process sender_abstraction
2 features
3 a: in data port boolean;
4 d: out data port boolean;
5 constraints
6 always a or (d andnot a);
7 end sender_abstraction;
Listing 17: Abstract specification of the Sender
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Listing 18 defines a possible state-full refinement of the above state-less property of the sender
process. It says that in fact d will send 1 when the last a was 0, and conversely, 0 when 1.
1 process sender_refined_abstraction
2 features
3 a: in data port boolean;
4 d: out data port boolean;
5 constraints
6 always (a=0);(a or (d=1 andnot a));
7 always (a=1);(a or (d=0 andnot a));
8 end sender_refined_abstraction;
Listing 18: Specification refinement for the Sender
The specification says to send d when a is empty once the process (or thread) is executed. Now, if
we allow to predefined (hardware) events, such as ms to tick every milliseconds, then we can define
this condition in a way lot closer to Listing 20.
1 process sender_refinement
2 features
3 a: in data port boolean;
4 d: out data port boolean;
5 constraints
6 always (a=0);(a or d=1);
7 always (a=1);(a or d=0);
8 always d and (ms[10] andnot a)
9 end sender_refinement;
Listing 19: Specification refinement for the Sender
Inheritance
A necessary complement to the above is to establish a mechanism to check the conformance of a thread
implementation (an automaton) with respect to the constraints specified in its abstraction (thread fea-
tures, process). One possible way of doing that is by using some explicit inheritance mechanism, to
”type” an automaton by its constraints, as in Listing 20.
1 thread implementation sender
2 inherits sender_refinement;
Listing 20: Explicit refinement relation between the specification and implementation of the sender
Contracts
Another suitable extension is to make the refinement relation algebraically richer by introducing
assume-guarantee reasoning on constraints by means of contracts. Timing contracts aim at the speci-
fication of constraints (guarantees) of scope restricted to a context (assumptions) and offer a compo-
sitional algebraic mean to compose and enforce them.
Listing 21 is a possible contract of the sender protocol. It makes each of the three transition
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scenarios explicit. Two define the next value of d depending on the current value of a. The last one
says that d is triggered when no a occurs within 10ms.
1 constraints
2 assume a=0 guarantee next (a or (d=1 andnot a));
3 assume a=1 guarantee next (a or (d=0 andnot a));
4 assume ms[10] andnot a guarantee d
Listing 21: Contract of the sender protocol
Restrictions and consistency rules
• A process may have a constraint section
• A process should only declare input-output connections, and not ports
9 Conclusion
By exploiting all existing concepts of the core AADL and behavioural annex, the present recommen-
dations reduce to the specification of a synchronous, refinement-based, design methodology for the
AADL. They relies on a model of computation and communication (MoCC) of Polychrony, presented
in Appendix A, presented as a model of constrained automata, currently under implementation.
The outline of a complete design flow, outlined in section 8, would start from the elicitation of
requirement specifications using implicit constraints expressed as regular expressions, the explicit
specification of core reactive behaviours using BA, behavioural refinement using, e.g., a clock calculus
or controller synthesis from the specified constraints and, finally, conformance checking between the
specified requirements and behaviours and the synthesised models or programs.
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Appendix
A A framework of constrained automata
Boolean control algebra
We first consider a countable set of Boolean signal variables of which V denotes a possibly empty
finite subset. S is a non empty finite set of states; states and signal variables are disjoint sets. In the
reminder, the symbol “b” denotes the clock of a variable (e.g. bx), of a state, of an operator. The term
variable is used for signal variable.
definition 1 A Boolean Control Algebra is a Boolean Algebra φ(V, S) = (FV,S , b∗, b+, b¬V , b0, b1V )
that satisfies the Boolean Control Algebra properties defined below, where
• b+, b∗ are notations for meet (infimum) and join (supremum) operations
• b¬V is notations for complement
• b0, b1V are notations for minimum and maximum
• the set of formulas FV,S is the smallest set that satisfies
– constants: b0, b1V ∈ FV,S
– atoms: (∀x ∈ V ∪ S)(bx, [x], [−x] ∈ FV,S)
[x] and [−x] denote the clock of x sampled when x is true, resp. false
– expressions: (∀f, g ∈ FV,S)(b∗fg, b+fg, b¬V f ∈ FV,S)
Parentheses and affix notation are freely used.
Our Boolean control algebra supports the following formal properties.
• sampling partition: (∀x ∈ (V ∪ S))((bx = [x] b+ [−x]) ∧ ([x] b∗ [−x] = b0))
• automaton clocking: bΣx∈V (bx) = b1V , (∀s ∈ S)(bs = b1V )
• state exclusiveness: (∀s1, s2 ∈ S)([s1]b∗[s2] = b0) ∨ (s1 = s2))
Constrained automata
definition 2 A constrained automaton A is a tuple A = (SA, s0,→A, VA, TA,CA) where
• SA is the non empty set of states and s0 the initial state
• →A⊂ S
2
A is the transition relation
• VA is the set of signal variables
• We denote by FA,S the set of formulas in the Boolean Control Algebra φ(VA, SA)
• TA : (→A) → FA,S is the function that assigns a formula to a transition. The formula is by
definition the trigger of the transition. Since when the current state is s [s] is true and for any
other state t[t] is false, we assume that
∀s, s1, s2 ∈ SA, [s] does not occur in TA(s1, s2)
• CA is the constraint of A.
It is a formula in FA,S that is (constrained to be) null.
– A formula f in FA,S is null in A iff fb∗CA = f .
– If CA is b0, the automaton is said constraint free.
– If CA is b1VA all formulas in A are null.
A constrained automaton is defined upto isomorphism.
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Example
As a result of the above definition, the alternating automaton of Listing 22 is decomposed into states
S = {s1, s2}, variables V = {a, b}, transitions labelled by T = {(s1, s2) 7! a, (s2, s1) 7! b} and
constraint C : (ab⇤b) = b0. Its control clock is b1 = ab+b. In state s1, the trigger is T (s1) = a, the null
clock C(s1) = Cb⇤b1 = C so that the automaton can only accept a.
1 thread alternate
2 features
3 a,b: in event port;
4 constraints
5 never a and b;
6 end alternate;
7
8 thread implementation alternate
9 annex behaviour_specification {**
10 states
11 s1: initial complete state;
12 s2: complete state;
13 transitions
14 t1: s1-[on dispatch a]->s2;
15 t2: s2-[on dispatch b]->s1;
16 **};
17 end alternate;
Listing 22: A controlled automaton in the AADL behavioural annex
Notations
• Boolean Control difference: f b−g is used to denote fb⇤(¬
V
g)
• 1A denotes the supremum 1VA of an automaton A, for a state s in A, CA(s) = CAb⇤[s].
• Labeled transitions are denoted by h : s1 !A s2 meaning that (s1, s2) 2!A and TA(s1, s2) =
h
• The control clock of an automaton A is b1A
• In h : s1 !A s2, h is the trigger of (s1, s2) and a trigger of s1
• The trigger of a state s, TA(s) is the upper bound of the triggers of s
• The null clock of a state s is CA(s).
It is defined as the simplified positive Shannon cofactor (for atom [s]) of CAb⇤[s].
– occurrences of [s] ([−s]) are replaced by b1A(b0)
– if t is not s, occurrences of [t] ([−t]) are replaced by b0(b1A)
• The stuttering clock of a state s is τ(s) = 1A b−(CA(s)b+TA(s)); when τ(s) is not null, a silent
implicit transition s !A s is fired. We name step in s the labeled transition τ(s) : s !A s
Properties
• a state s in a constrained automaton A is deterministic if the triggers of its transitions are mutu-
ally exclusive; formally s is deterministic iff
(8((s, s1), (s, s2)) 2!A ⇥ !A)((s1 = s2) _ (TA((s, s1)) b⇤ TA((s, s2)) is null))
• a constrained automaton is deterministic iff all its states are deterministic
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• a state s in a constrained automaton A is reactive or total if for all input configuration, rep-
resented by a control formula I there exists a trigger h, a state s1 and a transition or a step
h : (s, s1) such that hb∗I is not null; formally s is reactive iff
τ(s) b+ (Σ(s,t)∈ →A(TA((s, t)))) =
b1A
• a constrained automaton is reactive iff all its states are reactive (note that if CA is not b0 then A
is not reactive)
Regular expressions
We define the algebra of regular expressions which will be used to abstract constrained automata or
represent there null formula [20].
definition 3 A Kleene algebra is structure (A,+, ., ∗, 0, 1) satisfying, for all a, b, c ∈ A,
• (A,+, ., 0, 1) is an idempotent semi-ring
– (A,+, 0) is an idempotent commutative monoid
– (A, ., 1) is a monoid
– a.0 = 0.a = 0
– a.(b+ c) = a.b+ a.c
– (a+ b).c = a.c+ b.c
• Partial order (a ≤ b) iff (a+ b = b)
– a+ a = a ⇒ a ≤ a
– a+ b = b ∧ b+ c = c ⇒ a+ c = a+ b+ c = b+ c = c
– a+ b = a ∧ a+ b = b ⇒ a = b
• Star definition with natural partial order
– (SK1): 1 + aa∗ ≤ a∗
– (SK2): 1 + a∗a ≤ a∗
– (SK3): b+ ax ≤ x ⇒ a∗b ≤ x
– (SK4): b+ xa ≤ x ⇒ ba∗ ≤ x
• Monotonicity: ≤ is monotonic with respect to all Kleene operators
Example
The constraint of the alternating automaton C = (ab∗b) can equivalently be expressed as the regular
event expression ((ab−b) + (bb−a))∗
1 thread alternate
2 features
3 a,b: in event port;
4 constraints
5 always (a andnot b) or (b andnot a);
6 end alternate;
Listing 23: A controlled automaton in the AADL behavioural annex
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Notations
Our objective is to represent events and event formulas as regular expressions (extended) with count-
ing. We therefore start with a comparison to the property specification language PSL [24]. The words
S ∈ WA of an automaton A are generated from the following values, operators and formula
• Values h are event formula (in place of {h}) and neither the empty set 0 nor 1 = {✏} have
PSL representation. Both 0 and 1 should remain implicit, as part of the event algebra, with no
explicit syntax.
• Operators of concatenation S1;S2, union S1 + S2, star S
∗, positive S+ = S;S∗, option S? =
1 + S, fusion S : T , synchronous product S|T , interleaving and subsets.
• Reduction
– 0 + S = S + 0 = S, 1;S = S; 1 = S, 0;S = S; 0 = 0, S + S = S
– S∗;S∗ = S∗∗ = (1 + S)∗ = (1 + SS∗) = S∗, 0∗ = 1 + 0; 0∗ = 1 + 0 = 1
Counters [23] of the form S[n] are inductively defined by S[0] = 1 and S[m+ 1] = S;S[m]
• (SD1) (∀n ≥ m)S[m..n] = S[m]; (1 + S)[n−m]
• (SD2) S[..n] = S[0..n] = S[0]; (1 + S)[n] = (1 + S)[n]
• (SD3) S[..] = S∗
• (SD4) S[m..] = S[m];S[..] = S[m];S∗
Example
The alternating automaton of Listing 22 could itself be alternatively expressed by the composition of
two regular event expression consisting of the negation of the constraint (ab∗b)∗ and of its transitions
(a; b)∗, which yields ((ab−b); (bb−a))∗.
1 thread alternate
2 features
3 a,b: in event port;
4
5 constraints
6 always {(a andnot b);(b andnot a)}
7 end alternate;
8 end alternate;
Listing 24: A controlled automaton in the AADL behavioural annex
Synchronous product
The global behaviour of a component such as a thread can be defined by the composition of fea-
tures belonging to this component. The synchronous product |×| is one of these composition op-
erators that will be used in Synchronous AADL Annex. Given two constrained automata A =
(SA, sA0,→A, VA, TA,CA) and A = (SB, sB0,→B, VB, TB,CB) their constrained synchronous
product A|×|B corresponds to the conjunction of the behaviours specified by each of them. A|×|B is the
constrained automaton AB = (SAB, sAB0,→AB, VAB, TAB,CAB) where
• SAB = SA × SB is the set of states,
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• sAB0 = (sA0, sB0) is the initial state,
• →AB= {((s1, t1), (s2, t2))/((s1, s2), (t1, t2)) ∈ →A × →B},
• VAB = VA ∪ VB is the set of variables,
• (∀ st = ((s1, t1), (s2, t2)) ∈ →AB) (TAB(st) = TAB((s1, t1))b∗TAB((s2, t2))),
• CAB = CA b+ CB .
The synchronous product is associative (context-independent), commutative (order-independent) and
has neutral element 1 = ({s}, s, ∅, ∅, ∅, b0). Deterministic automata are idempotent.
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